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Abstract—The number of parameters in deep neu-
ral networks (DNNs) is rapidly increasing to support
complicated tasks and to improve model accuracy.
Correspondingly, the amount of computations and re-
quired memory footprint increase as well. Quantization
is an efficient method to address such concerns by
compressing DNNs such that computations can be
simplified while required storage footprint is signifi-
cantly reduced. Unfortunately, commercial CPUs and
GPUs do not fully support quantization because only
fixed data transfers (such as 32 bits) are allowed. As a
result, even if weights are quantized into a few bits,
CPUs and GPUs cannot access multiple quantized
weights without memory bandwidth waste. Success
of quantization in practice, hence, relies on an effi-
cient computation engine design, especially for matrix
multiplication that is a basic computation engine in
most DNNs. In this paper, we propose a novel matrix
multiplication method, called BiQGEMM, dedicated
to quantized DNNs. BiQGEMM can access multiple
quantized weights simultaneously in one instruction.
In addition, BiQGEMM pre-computes intermediate
results that are highly redundant when quantization
leads to limited available computation space. Since
pre-computed values are stored in lookup tables and
reused, BiQGEMM achieves lower amount of overall
computations. Our extensive experimental results show
that BiQGEMM presents higher performance than
conventional schemes when DNNs are quantized.
Index Terms—Model Compression, Deep Learn-
ing, Machine Learning, AI Inference, Quantization,
GEMM, GEMV
I. Introduction
As the number of parameters in DNNs increases to
improve model accuracy with various tasks, reducing in-
ference latency is becoming more challenging. Reducing
response time becomes highly critical when real-time
services are demanded (e.g., autonomous driving, auto-
matic speech recognition, and neural machine translation).
Note that most of response time is usually consumed
by general matrix-to-matrix multiplication (GEMM) or
general matrix-to-vector multiplication (GEMV) of high-
order time complexity (see Fig. 1). Efficient computation
of matrix multiplication, therefore, directly corresponds to
response time reduction. Previously in order to accelerate
GEMM operations, both hardware- and software-based
approaches have been introduced [1]–[6].
*Both authors contributed equally to this work.
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Fig. 1. An example showing GEMV operations for layer l (a fully
connected layer). Given an input vector x ∈ Rn, which is the acti-
vation of the previous layer, and a weight matrix W ∈ {−1, 1}m×n,
an output vector y ∈ Rm can be computed by using GEMV routine,
where m and n are output (hidden) size and input size, respectively.
Activation a is the output of activation function f (e.g., sigmoid,
tanh, and Relu) with y as input. In this manuscript, ‘output’ refers
to y, not a, unless specified otherwise.
As an effort to reduce latency, few-batch multiplica-
tions1 are strongly preferred for DNN inference at the cost
of reduced weight reuse. Note that if GEMV is conducted
to support single batch inference, weight matrix data is ac-
cessed only once. Such a streaming-like operation is highly
memory-bound in modern computing systems based on
von Nuemann architecture, where main memory (DRAM)
is separated from the processing unit [7]. Moreover, if
weight matrix size becomes larger, then the portion of
memory-bound operations is also larger. Execution work-
loads with little data reuse on computing systems, there-
fore, would prevent an efficient utilization of computing
resources because of the problem of memory-wall (also
known as von Neumann bottleneck) [8]. To alleviate a
memory-access bottleneck from hardware perspectives, in-
memory computing (in which computational operations
are performed within the memory unit) has been widely
studied [9]. In other words, for DNNs, combating the
memory bottleneck is desperate enough to request a new
hardware architecture design paradigm.
As a practical solution at algorithm level, model com-
pression is an effective technique to achieve lower end-to-
end latency. Model compression reduces not only off-chip
1In this paper, we refer to either GEMV or GEMM as few-batch
multiplication for convenience.
memory accesses (and hence, low power consumption) on
mobile but also main memory bandwidth requirements
by shrinking memory footprint with negligible accuracy
drop [3], [4]. Thus, model compression is being widely
studied to accelerate inference computations. Popular
model compression techniques include pruning [10]–[12],
low-rank approximation [13], [14], and quantization [15]–
[17].
In this work, we consider quantization because of its
simple structure and high compression ratio [15]–[17]. The
rationale behind quantization for DNNs is that we can
reduce the number of bits to represent each parameter
without noticeable model accuracy because DNNs include
a lot of redundancy. Note that weights and activations
need to be quantized at different times. Weights are
fixed during inference, and hence, weight quantization is
performed in advance before performing inference. On the
other hand, activation quantization should be conducted
on-the-fly with additional computations (for quantization)
during inference. If quantization algorithm is complicated,
then the cost of dynamic quantization might be larger than
the gain from quantization effects. In addition, activation
compression may result in a serious accuracy degrada-
tion if training is not aware of a quantized structure of
activations. In this manuscript, thus, we study weight
quantization only that is enough to accelerate matrix
multiplication as we demonstrate later.
In this paper, we propose a novel matrix multiplica-
tion algorithm dedicated to quantized DNNs that can be
performed on modern computer (von Neumann) architec-
tures. Even though quantization obviously reduces stor-
age requirements on off-chip memories, achieving higher
performance with quantized DNNs on CPUs or GPUs is
challenging. First, because data transfer on commercial
processors is performed with a fixed width (such as 32 bits)
while weights can be quantized with an arbitary number
of bits, accessing multiple quantized weights may cause
some waste in bandwidth utilization. Second, decoding
quantized weights may induce additional instructions. Our
proposed method, called BiQGEMM2, addresses such con-
cerns using lookup tables that accept quantized weights
as indices. BiQGEMM is built on the observation that
quantization leads to a lot of redundant computations.
The key idea is that for any real-number vector (of acti-
vations) v ∈ Rn, the number of possible outcomes from
a dot product of v and a binary vector b ∈ {−1, 1}n
(of quantized weights) is limited to be 2n, all of which
can be pre-computed and stored in lookup tables that
can be re-used. We show that by replacing a majority
of arithmetic operations with table lookups, BiQGEMM
calculates matrix multiplications with high performance
and improved bandwidth utilization.
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II. Background
A. Quantization
DNNs intentionally involve a lot of redundancy to ex-
pedite searching for an optimal local minimum. Thus, the
model size of DNNs has a potential to be significantly
reduced by various compression algorithms. Quantization
is gaining increasing popularity as an effective model
compression technique. There exist various quantization
formats and dequantized weights can be represented either
by fixed-point numbers (based on uniform quantization) or
by floating-point numbers (based on codebook lookups or
binary-coding quantization).
Note that codebook-based quantization presents high
compression ratios for various models with ignorable
model accuracy degradation because expected values af-
ter quantization are still maintained to be floating-point
numbers [18]. Even though codebook-based quantization
is highly efficient to reduce off-chip memory footprint,
computational complexity is not reduced at all after
dequantization. Fixed-point quantization, on the other
hand, reduces both storage requirement and computa-
tional complexity. Since INT8 quantization associated
with additional techniques is introduced to be able to
maintain the model accuracy of some well-known CNN
models, INT8 has been adopted by various commercial
tools [16]. Note that operations other than GEMV or
GEMM need to be re-designed to function in INT8 while
INT8-aware retraining may be necessary not to degrade
model accuracy seriously. For example, layer normalization
and softmax operations for attention blocks for Trans-
formers demand floating-point computations [16]. Accord-
ingly, frequent conversions between fixed-point formats
and floating-point formats would incur 15%∼30% compu-
tational overhead [16].
As an effort to reduce both computations and footprint
significantly, binary-coding-based quantization has been
proposed [15], [17], [19]. Since expected values after binary-
coding quantization remain to be floating-point numbers,
accuracy degradation can be ignored even when only about
3 bits are used to quantization [15], [17]. Despite a possibil-
ity to highly simplify computations, binary-coding-based
quantization has not been useful in practice because a
computing system should allow bit-level memory access. In
this manuscript, hence, we consider binary-coding-based
quantization as a baseline to enable practical usages in
commercialized computing systems.
Note that in the case of INT8, activations should be
also quantized in order to allow fixed-point GEMV or
GEMM, while such activation quantization with floating-
point-based quantization is optional. Activation quanti-
zation inherently demands dynamic quantization process
during inference. Even though inference operations can
be a lot more efficient by previously proposed methods
such as method of 4 Russian [20] or popcount- and XOR-
logic [19], activation quantization requires 1) modifica-
⋅ ?
1
∘
1
sum reduction⋮ ⋮
1
∈ ℝ , ∈ −1, 1 × , ∈ ℝ , ∈ ℝ , = Σ
?∘” denotes element-wise multiplication.
= Σ
⋮
Fig. 2. GEMV with multi-bit quantized weight matrix.
tions to training algorithm to severely restrict the range
of activation values and 2) computational overhead for
format conversions [15], [19]. In this paper, we show that
BiQGEMM presents high performance even when activa-
tions are maintained to be floating-point numbers.
B. Binary-coding-based quantization
When a real-number vector w ∈ Rp is quantized into
q bits by binary-coding-based quantization method, w is
mapped into scaling factors αi ∈ R and binary vectors
bi ∈ {−1,+1}
p (1 ≤ i ≤ q). Then, w is approximated as∑q
i=1 αibi where scaling factors are shared by multiple
elements in w. Scaling factors and binary vectors are
obtained as follows:
arg min
αi,bi
||w−
q∑
i=1
αibi||
2 (1)
such that quantization error is minimized. Since there is
no analytical solution to minimize such quantization error,
numerous heuristic approaches have been proposed [15],
[17], [21]–[23].
The same principle of binary-coding-based vector quan-
tization can be applied to matrices where quantization
can be independently performed for each row or column.
For a weight matrix quantized into binary matrices Bi
with scaling factor vectors αi, multiplication with a real-
number vector x produces an output vector y as follows:
y =
βw∑
i=1
(αi ◦ (Bi · x)) (2)
where operation ◦ denotes element-wise multiplication
(i.e., Hadamard product) and βw is the number of qua-
tization bits for weights. Fig. 2 illustrates how to perform
multiplication of multi-bit quantized weight matrices by
a real-number vector. Note that for convenience, binary
weight matrices Bis can be concatenated in vertical di-
rection and multiplied by a vector x. Then, element-wise
multiplication by scaling factor αi produces an intermedi-
ate partial output yi. Finally, sum of vectors of yi yields
the final output y.
Consider that a real-number activation vector x is also
quantized by using βa bits into sj ∈ {−1, 1}
n with scaling
factors γj (1 ≤ j ≤ βa), the previous output y now can be
computed as follows:
y =
βw∑
i=1
(αi ◦ (Bi ·
βa∑
j=1
γjsj)). (3)
Eq. 3 suggests that activation quantization would increase
the number of computations compared to Eq. 2, even
though most computations are simple as bit-wise logic. It
should be noted that without sophisticated hardware de-
sign support for bit-wise logic incurred by binary-coding-
quantization, activation quantization may degrade matrix
multiplication performance.
C. Natural Language Processing
In order to set a range of parameters (such as matrix
size) to be used for our experiments and to take into ac-
count the impact of the proposed algorithm, we investigate
natural language processing (NLP) as a representative
application of BiQGEMM.
RNNs [24] and Transformers [25] are being widely ac-
cepted as time-series data analysis tools to process natural
language tasks. Long short-term memory (LSTM) [26],
compared with conventional RNNs, introduces additional
gates in a unit to overcome long-term dependency and
gradient vanishing problem in vanilla RNNs. As such, most
recently proposed RNN-based networks employ LSTM as
a basic unit to improve model accuracy on multiple bench-
mark language models. Transformers presented another
noticeable advance in NLP. By breaking the recurrent
structure and fully exploiting attention mechanism [27],
Transformers better figure out the relevance between
words in the sentences. Correspondingly, Transformers are
primarily used in a wide range of NLP tasks including
neural machine translation (NMT) and are extended to
various applications, including BERT [28], with impressive
results on GLUE [29] and SQUAD [30].
The structure of Transformers can be divided into en-
coder layers and decoder layers. An encoder layer includes
one attention block structured as four (n × n) weight
matrices and a feed-forward block with (n × 4n) and
(4n × n) matrices, where n is the hidden size. Also, a
decoder layer presents two attention blocks and a feed-
forward block while the structure of each block is the same
as that of the encoder. The number of encoder layers is
chosen to be 6 (6) and n is selected to be 512 (1024)
for the base (big) model. Weight matrices are fed into
matrix multiplication operations and the weight matrix
size is rapidly increasing to support various complicated
tasks with increased model accuracy goals. For example,
for NMT, most models that show excellent performance
are based on the big model version of Transformer [31]–
[34]. T5, another variant of Transformers, increases the
number of weights to 11 billion and the number of layers
to 24 [35].
BERT [28] is a pre-training-based model for applications
that requires only the encoder part of Transformers. BERT
models are known to continuously set new records on
model accuracy with high number of encoder layers and
hidden size (such as 24 and 1024, respectively). Associated
with new training algorithms based on the large model
of BERT, various advanced models, such as XLNet [36],
RoBERTa [37], and ERNIE [38], [39], are being devel-
oped. Ever increasing requests of higher accuracy demands
only larger weight matrices. For instance, the biggest
weight matrix size in xx-large model of ALBERT [40] is
(4K×16K), which requires 256 MB (with FP32) of mem-
ory footprint. Such large weight matrices cannot avoid
frequent DRAM accesses even if the same parameters are
repeatedly reused over the whole network.
As for automatic speech recognition (ASR), similarly,
the number of parameters is also increasing to accomplish
higher model accuracy [41]–[46]. To illustrate, LAS is
an end-to-end ASR DNN model based on bi-directional
LSTM using six encoder layers with (2.5K × 5K) weight
matrix structure and two decoder layers with (1.2K ×
1.2K) weight matrix structure [45].
In sum, fast matrix multiplication with a matrix size of
(at least) a few thousands is essential to realize DNNs of
NLP tasks. Such high-performance matrix multiplication
needs to assume that DNNs are compressed because of
increasing number of parameters.
D. Quantizing Transformers
Now we estimate the number of quantization bits using
Transformers that are being widely applied to various
NLP tasks. Table I lists quantization results of (base
model) Transformers (designed to perform English to
German translation) using uniform quantization [16], [47]
and binary-coding-based quantization with greedy approx-
imation [21]. For uniform quantization results, we refer
to the numbers from [16], [47]. For binary-coding-based
quantization based on greedy approximation method (to
reduce quantization error), we retrain the model using
quantization-aware training algorithm introduced in [48]
using WMT13 data set. When retraining the model, all
hyper-parameters are the same as in Transformer [25] ex-
cept large initial learning rate by 2× and additional hyper-
parameter of distortion step (introduced in [48]) that is
set to be 2000. The baselines results for each quantization
case are inherently different due to different initialization
conditions and test set, and the number of quantization
bits and model accuracy (given as BLEU score) are de-
scribed in Table I. Note that uniform quantization requires
activations to be quantized (on-the-fly) as well to enable
fixed-point matrix multiplications while such activation
quantization is optional for binary-coding-based quanti-
zation. Besides, uniform quantization demands frequent
conversions between floating-point formats and fixed-point
formats (with conversion overhead) to maintain high-
TABLE I
Quantization Comparison on Transformers
Models
Data format (bits) English-to-German
(weight / activation) BLEU
Ref [16]
Baseline 32 / 32 27.68
Uniform 8 / 8 27.30 (-0.22)
Ref [47]
Baseline 32 / 32 26.46
Uniform
8 / 8 26.38 (-0.80)
6 / 6 26.98 (+0.52)
4 / 4 18.32 (-8.14)
Ref [48]
Baseline 32 / 32 25.8
Binary-
Coding
(Greedy)
4 / 32 25.5 (-0.3)
3 / 32 25.3 (-0.5)
2 / 32 23.9 (-1.9)
1 / 32 0.4 (-25.4)
TABLE II
Memory Usage with Different Number of Quantization Bits
(Weights: 512-by-512 matrix, batch size: 18)
Data format (bits) Memory (MB)
W A O W I O total
32 32 32 1.049 0.037 0.037 1.122
8 8 32 0.262 0.009 0.037 0.308
6 6 32 0.197 0.007 0.037 0.240
4 4 32 0.131 0.005 0.037 0.173
4 32 32 0.131 0.037 0.037 0.205
3 32 32 0.098 0.037 0.037 0.172
2 32 32 0.066 0.037 0.037 0.139
W: weihgts, A: activations, O: outputs, I: inputs.
precision activation functions, while such conversions are
not necessary for binary-coding-based quantization.
Table II shows the memory usage when weights and
activations are quantized into different number of bits
while a matrix size is fixed to be 512-by-512 (that is the
size of an attention layer of the base Transformer). The
number of sub-words in the test data set is 18 on average,
and thus, batch size is 18. Note that because of relatively
small dimension of activations, activation quantization
does not reduce memory footprint as much as weight
quantization, while more bits for weight quantization need
to be assigned given a target model accuracy as shown in
Table I. Such observation is consistent with other matrix
sizes. Combining Table I and Table II, for BiQGEMM
design considerations, we quantize only weights while we
are mainly interested in a few bits for quantization (e.g.,
1 to 3 quantization bits).
III. Methodology
A. Motivation and Definitions
Definition 1. LUT-unit µ is the length of a sub-vector to
be used as an input argument of a table lookup function.
Definition 2. Given an m-by-n matrix denoted by A, Arµ
is a µ-by-m×n
µ
matrix reshaped from A while maintaining
column-wise traversal.
−1 1 1 −1 −1 −1 1 1 −1 −1 −1 −1
1 −1 −1 −1 1 −1 −1 1 1 −1 1 −1
1 1 −1 1 1 −1 −1 1 1 −1 −1 1
−1 1 1 1 1 −1 1 1 1 −1 −1 −1
1 1 −1 1 1 −1 1 1 1 −1 1 −1
−1 1 −1 −1 1 1 −1 −1 1 −1 1 1
1 1 1 1 −1 1 −1 −1 1 −1 1 1
1 1 −1 1 −1 1 1 −1 −1 −1 −1 1
⋅
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Fig. 3. An example of quantized weight matrix B and input matrix
X comprised of two input vectors x0 and x1.
Definition 3. Given an m-by-n matrix denoted by A,
A[i; j] is a sub-matrix of A formed by i-to-j columns when
i ≤ j < n.
Definition 4. Given a column vector v of length n, v[i; j]
is a sub-vector of v comprised of i-to-j rows when i ≤ j <
n.
Definition 5. Mµ ∈ {−1, 1}
2µ×µ denotes a matrix con-
structed by concatenating all possible (non-redundant) 2µ
binary vectors of µ length.
We assume that a binary weight matrix B ∈ {−1, 1}m×n
and an input matrix X ∈ Rn×b are given, where m, n, and
b are output size, input size, and batch size, respectively.
Fig. 3 shows an example of a quantized (binary) weight
matrix and an input matrix. In Fig. 3, each matrix is
equally divided into three parts along with LUT-unit µ
of 4. Considering a shaded part in Fig. 3, a row vector
(having 4 binary digits) in B[4; 7] is one of 2µ possible
combinations. Correspondingly, each row after a product
ofB[4; 7] and x0[4; 7] is also limited to be one of 2
µ possible
vectors. As an attempt to exploit a strictly limited space of
available outputs, the product of Mµ and reshaped input
matrix Xrµ is pre-computed and stored in lookup tables.
Then, pre-computed values are retrieved from lookup
tables using µ-bit binary digits in a weight matrix as a
key (or an index). Note that when 2µ ≪ m, computing
efficiency is enhanced because most arithmetic operations
can be replaced by retrieval operations if output size is
large enough.
B. Algorithm Description
When LUT-unit µ is given as a parameter, each column
in the product of Mµ and X
r
µ becomes entries of a sepa-
rate lookup table. Fig. 4 shows an exemplary process of
building lookup tables when µ is 4, where we define a sub-
vector xβα of length µ and a lookup table q
β
α corresponding
to xβα as follows:
xβα
∆
= xα[µβ;µβ + µ− 1] (4)
qβα
∆
=Mµ · x
β
α (5)
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(a) Construction of lookup tables. Each column vector qj
i
in Q repre-
sents a lookup table corresponding to xj
i
.
− 0 − 1 − 2 − 3 = 0
− 0 − 1 − 2 + 3 = 1 = 0 + 2 × 3
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(b) Dynamic programming method to build a lookup table.
Fig. 4. Illustration of two different methods to build lookup tables
when LUT-unit µ is 4.
when 0 ≤ α < b and 0 ≤ β < n
µ
, where b, n, and µ are the
batch size, the input size, and the LUT-unit, respectively.
Then, the product of a sub-matrix B[µβ;µβ + µ+ 1] and
a sub-vector xβα can be found in lookup table q
β
α, instead
of performing GEMV. In other words, partial products of
GEMM are replaced with table lookups in BiQGEMM.
Algorithm 1 Build a lookup table with dynamic
programming
Input: LUT-unit µ ∈ N (µ≪ m), where m is output size
Input: a sub-vector xβα = {x0, x1, ..., xµ-1} ∈ R
µ,
Output: A lookup table (qβα)
1: procedure BuildLookUP(xβα , µ)
2: for i← 0 to µ-1 do
3: r0 ← r0 + xi
4: k ← 1
5: for i← 1 to µ-1 do
6: for j ← 0 to 2i−1-1 do
7: rk++ ← rj + 2× xi-1
8: for i← 1 to 2µ-1 do
9: r2µ-i ← −ri-1
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Fig. 5. Illustrations of retrieving partial results from lookup tables.
As shown in Fig. 4(b), building a lookup table can
be optimized by using dynamic programming technique.
Specifically, while constructing a lookup table q00, dy-
namic programming reduces redundant arithmetic oper-
ations (described as right-sided equations in Fig. 4(b))
compared to the case when GEMV using M4 and x
0
0 is
performed (described as left-sided equations in Fig. 4(b)).
Algorithm 1 presents the pseudo code of building a lookup
table with dynamic programming. In Fig. 4(b), each equa-
tion is annotated with the corresponding line numbers in
Algorithm 1. Note that every n/µ sub-vector per input
induces a distinct lookup table of 2µ entries, and hence, the
time complexity of the proposed dynamic programming
scheme Tc,dp is calculated as follows:
Tc,dp = O((2
µ + µ− 1) ·
n
µ
· b) ≈ O(2µ ·
n
µ
· b). (6)
Tc,dp obtained by our proposed technique is µ times less
than Tc,mm = O(2
µ · µ · n×b
µ
) that is time complexity
of GEMM-based lookup table construction method (see
Fig. 4(a)). Suppose our dynamic programming scheme is
combined with multi-threading, each thread is responsible
for constructing one or more lookup tables (i.e., one lookup
table cannot be implemented by coordinating more than
two threads). Another level of parallelism is achieved by
vectorizing independent equations in Fig. 4(b) to uti-
lize SIMD instructions. Note that because of dependency
among equations in the case of dynamic programming,
however, conventional GEMV or GEMM schemes might
be a better choice to fill up lookup table entries if a
computing system (e.g., GPU) embeds a sizeable number
of simple computation units. In other words, depending
on the characteristics of a processor to run BiQGEMM, a
choice of appropriate scheme to implement lookup tables
would be different.
Fig. 5 shows an illustrated process of querying partial
results from lookup tables. Consecutive LUT-unit µ binary
data in a quantized weight matrix B are grouped into a
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Fig. 6. Lookup tables arrangement considering SIMD operations
when the batch size b is 4.
sub-vector that can be converted into an integer number
k where 0 ≤ k < 2µ (e.g., {−1, 1, 1,−1} is converted
into an integer 6 when µ is 4). In other words, the key
matrixK in Fig. 5 is a µ-bit-packed version of B, and each
element in K serves as an index of table lookups3. Partial
results retrieved from lookup table entries are accumulated
for each sub-vector of length µ per input vector, and the
BiQGEMM is completed.
All keys in the key matrix are used b (=the number
of input vectors) times. For example, all of the leftmost
lookup tables corresponding to every input (i.e., q00 and
q01 in Fig. 5) are commonly accessed by the first column
of key matrix. In other words, different lookup tables are
accessed by a shared key. By contiguously placing lookup
table entries associated with the same key as shown in
Fig. 6, SIMD operations in CPU are encouraged, and bank
conflicts in GPU can be mitigated. As for GPU, scratchpad
memory or software controlled caches (i.e., shared memory
in CUDA) can store lookup tables. Then, even if the
memory accesses are irregular, multiple threads can fetch
multiple data in parallel unless multiple addresses within
the same memory bank are accessed. Thus, a penalty of
irregular accesses to a lookup table on GPU is not as
critical as that of CPU.
Algorithm 2 LUT-based inference with LUT-
stationary tiling
input: Key Matrix (K ∈ Z
m× n
µ ), Input Tensor (Xˆ ∈ R
n
µ
×b×µ
)
output: Output Matrix(Y ∈ Rm×b) ⊲ See Figure 7
1: procedure QueryLUT(Xˆ, K)
2: for each tile TX in Xˆ do
3: build Lookup tables TQ ⊂ Q w.r.t. TX ⊲ Algorithm 1
4: for each pair of Tiles (TK ⊂ K,TQ ⊂ Q) do
5: for each cell cK
ij
∈ TK do
6: cY
ik
← cY
ik
+ qj
k
[cK
ij
]
A tiling approach for BiQGEMM is illustrated in Fig. 7
and described in Algorithm 2. To build a lookup ta-
ble (LUT) without redundancy, BiQGEMM adopts an
LUT-stationary tiling scheme. Two input arguments of
BiQGEMM are given as a key matrix K and an input
3Note that matrix K instead of B can be loaded in advance into
the system, since the weight matrices are fixed during inference.
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Fig. 7. A tiling strategy for LUT-stationary BiQGEMM. Each cell in
K and Y represents a scalar, while each cell in Xˆ and Q implies a sub-
vector xj
i
and a lookup table qj
i
, respectively, where Xˆ is a reshaped
one from an input matrix X (i.e., 3-dimensional representation of
Xrµ). wt and ht are tile width and height, respectively.
tensor Xˆ reshaped from an input matrix (while reshaped
form is determined by a user-defined parameter µ). For
tiling, tile width tw and height th need to be specified.
Each tile in LUT is operated by one thread (that is as-
signed to one SM in the case of GPU), and hence, multiple
accesses to lookup tables in a block can be SIMDified
(by multiple CUDA cores in the case of GPU). Lookup
tables in TQ ⊂ Q are not constructed in advance (i.e.,
not taken from DRAM), instead, implemented on-the-fly
by Algorithm 1 with sub-vectors xjk as inputs (Line 3 in
Algorithm 2). After implementing lookup tables in TQ,
pairs of tiles in Q and K corresponding to TQ are loaded
successively and individually, and computed by using TQ
(Lines 4–6 in Algorithm 2). With LUT-stationary tiling,
partial output results obtained by multiple threads are
processed through either sum reduction or atomic addi-
tions to obtain the final output values. Since each of m · n
µ
keys is utilized b times, the worst-case time complexity
required to retrieve Tr is given as follows:
Tr = O(m ·
n
µ
· b). (7)
To process multi-bit quantization of weight matrices,
BiQGEMM assumes that multiple binary weight matrices
are concatenated as described in Fig. 2. Note that such
concatenation does not increase the number of lookup
tables, and thus for BiQGEMM, only an amount of lookup
table retrieving operations increases as the number of
quantization bits increases. In short, for multi-bit quan-
tized weight matrices, Tr becomes O(m ·
n
µ
· b · β), where
β is the number of quantization bits.
C. Complexity Analysis
Given an input matrix X ∈ Rn×b and a quantized
binary weight matrix B ∈ {−1, 1}m×n, a matrix multipli-
cation Y = B ·X performed by GEMM yields O(m·n·b) as
time complexity, where m, n, and b are output size, input
size, and batch size, respectively (Fig. 1 shows an example
when b is 1). Time complexity analysis on a matrix multi-
plication performed by BiQGEMM, on the other hand,
is divided into the following two parts: i) constructing
lookup tables (Eq. 6) and ii) retrieving lookup table entries
(Eq. 7). Correspondingly, time complexity of BiQGEMM
T is presented as follows:
T = Tc,dp + Tr = O(2
µ ·
n
µ
· b +m ·
n
µ
· b) (8)
= O(m · n · b · (
2µ +m
m · µ
)) (9)
If 2µ ≪ m is satisfied, then T can be approximated as
T ≈ O(
m · n · b
µ
). (10)
Note that as long as 2µ ≪ m, Eq. 10 holds regardless
of a choice of algorithm to build lookup tables (i.e.,
irrespective of a selection between Tc,dp or Tc,mm). Then,
by using BiQGEMM instead of conventional GEMM, time
complexity of a matrix multiplication is reduced by µ.
For multi-bit quantized weights, time complexity of both
BiQGEMM and GEMM increases linearly with the num-
ber of quantization bits.
Since the underlying principles of BiQGEMM are funda-
mentally different compared to GEMM, rethinking hard-
ware designs is necessary. First, while performance of
FMA units is directly related to GEMM performance, the
usage of FMAs for BiQGEMM is limited to constructing
lookup table. Second, while cache design is useful for
GEMM to utilize spatial locality in SRAM when loading
a matrix by accessing successive data, BiQGEMM cannot
efficiently facilitate such a locality because accessing en-
tries of lookup tables would be non-sequential in general
(note that, nonetheless, such degraded locality is not fatal
if BiQGEMM is associated with multi-batch inference on
CPU or with scratchpad on GPU (see Fig. 6). In addition,
because BiQGEMM is desired to produce lookup tables
(that are usually larger than an input matrix) to be placed
in SRAM, an available range of tile size would be highly
constrained compared to GEMM. Now, let us explain
why BiQGEMM is designed to be efficiently operated
in CPUs or GPUs with quantized weights despite such
issues (i.e., low utilization of FMAs and and low data
access locality). Note that with quantized weights, GEMM
needs to decompress bit-packed quantized weight data by
1) performing two-step operations to extract quantized
weights bit-wise from a much wider data container (such as
INT32) and 2) conducting two-step arithmetic operations
to convert data of the form of {0, 1} into the form of
TABLE III
Machine configurations used in Section IV
Mobile PC GPGPU
Processor Cortex-A76 i7-7700 Tesla v100
# of Cores 4 4 80 (SMs)
L1D-cache 64KB/core 32 KB/core 128 KB/SM
SIMD lane 4/core 8/core 16*4/SM
DRAM 8GB 16 GB 16 GB
GB/sa 31.8 35.76 900
FLOPS 19.36G × 4 57.6G × 4 181.87G × 4
Compiler LLVM 8.0.7 gcc 5.4.0 nvcc 10.2
OS Android 9 (4.14.78) ubuntu 16.04.6 (4.15.0)
a maximum memory bandwidth
{−1, 1} (see Algorithm 3). On the other hand, BiQGEMM
directly accesses and utilizes the bit-packed weight data as
keys (or indices) of lookup tables without such additional
decompressing steps. It should be noted that for quantized
weights, overhead by decompression can outweigh the gain
by the reduced memory footprint as we demonstrate in the
next section.
Algorithm 3 Unpacking for GEMM
input: packed data x, output: unpacked weight w ∈ {−1, 1}32
1: procedure unpacking(x)
2: for i← 0 to 31 do wi ← ((((x>> i)&(1)) ∗ 2) − 1
Consideration on existing hardware architecture de-
signs is one of the keys to understanding the impacts
of BiQGEMM on the system performance. For example,
even though large tile size for BiQGEMM would result in
improved data reuse, current CPU or GPU designs allow
limited tile size of BiQGEMM such that large batch size
(i.e., compute-bound workload) might be less favorable to
BiQGEMM. New BiQGEMM-aware hardware design con-
sidering unique computational properties of BiQGEMM,
thus, would be an ultimate solution. For example, if the
scratchpad on GPU can be shared by all processing units,
an allowed range of tile size for BiQGEMM would be much
widen. New hardware design dedicated to BiQGEMM is,
therefore, suggested as an important future work.
IV. Experimental Results
A. Setup
We implemented our proposed algorithm BiQGEMM
in C++/CUDA with various compilers targeting differ-
ent target machines. Table III presents descriptions of
systems where tests are performed. During tests with
CPUs, performance of BiQGEMM is compared with Intel
MKL (mkl) [49], Eigen (eigen) [50], and an algorithm
introduced in [51] (kCpu). Additionally BiQGEMM is also
run by GPU and compared with cuBLAS (cublas) [52],
a kernel code in CUDA samples (kGpu) [53], and XNOR-
popcout (xnor) [22]. We generated synthetic matrices
filled by random numbers as data sets for tests.
Our proposed algorithm accepts LUT-unit µ as a user-
defined parameter that can affect system performance. Let
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Fig. 8. Runtime profiling of BiQGEMM. As output size m increases,
the portion of retrieving (query) operations also increases. For all
matrix sizes selected, retrieving operations are dominating the entire
performance.
us explain how LUT-unit µ is optimized in practice. µ
determines physical space allocated for lookup tables. If
µ increases, then the number of lookup tables decreases
while the number of entries in each lookup table increases
exponentially (see Fig. 4(a) and Eq. 6) (i.e., there exists
a trade-off between the number of LUTs and the number
of entries inside each LUT). Combined with output size
m, LUT-unit µ specifies a relative performance gain of
BiQGEMM over GEMM. Specifically from Eq. 9, for a
given output size m, we can find µ by argminµ
2µ+m
m·µ
. Note
that in practical situations, hardware resource may limit
the maximum µ (due to internal SRAM size), and thus,
restrict tile size as well. Thus, theoretically optimized µ
should be verified empirically throughout extensive exper-
iments. We use µ = 8 (for our entire tests) that turns out
to be close to the value optimized in theory .
B. BiQGEMM Runtime Profiling
Fig. 8 represents the runtime portion of each operation
when running BiQGEMM on CPU with various output
size m. Operations are mainly categorized into 1) lookup
tables construction (build), 2) retrieving values (query),
and 3) memory replacement for tiling (replace). As dis-
cussed in Section III-C, increasing output size induces
larger proportion in the process of retrieving values, and
correspondingly, more arithmetic operations in GEMM
to be replaced with retrieval operations in BiQGEMM.
Note that even when more quantization bits are assigned
to each weight, BiQGEMM increases the retrieving op-
erations only which are relatively inexpensive among 3
operations (see Fig. 2). As such, when weights are quan-
tized, BiQGEMM is better implemented (for performance
compared with a GEMM-based scheme) when output size
is larger and weights are quantized with more bits.
C. GEMM with Quantized and Bit-packed Weights
To reduce memory footprint, bit-packing is essential for
quantized models to be densely stored in a general data
type, such as INT32. Through bit-packing with few batch
multiplication, memory-bound algorithms are accelerated
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Fig. 9. The plots representing overhead incurred by unpacking bits
when weights are 1-bit quantized, and kCpu [51] and kGpu [53]
are used. The weight matrices used in these experiments are square
matrices of order m(= n) with batch size 32, 64, and 128. To ensure
fair comparison, the same compiler optimization are applied on the
codes.
by reduced memory bandwidth requirements. However,
unpacking is required to be performed prior to running
GEMM operations with packed data. Since unpacking
fundamentally requires bit-level manipulations, unpacking
on CPUs and GPUs may cause a large computational
overhead. Indeed, Fig. 9 demonstrates such concerns. As-
suming that weights are 1-bit quantized, Fig. 9 compares
runtime of 3 different scenarios (w/o unpack, sGEMM,
and w/ unpack) depending on how the binary vectors are
processed: ‘sGEMM’ indicates a case where only one bit
is stored in a 32-bit container while ‘w/ unpack’ means
multiplying bit-packed data after extracting bits through
unpacking process. Since ‘sGEMM’ version does not as-
sume bit-packed data formats, quantization would not
affect performance (i.e., performance would be the same
as that of full-precision weights). Note that ‘w/o unpack’
measures runtime when bit-packed data is multiplied by
a real vector without unpacking (i.e., products of a 32-
bit packed data (a scalar) and a vector of length 32),
which will produce incorrect result, but is useful to identify
performance gain by decreased memory access latency.
Runtime gap between ‘w/o unpack’ and ‘sGEMM’ implies
performance gain by reduced memory footprint, whereas
the difference between ‘w/o unpack’ and ‘w/ pack’ runtime
indicates latency overhead by unpacking operations. Fig. 9
confirms that GEMM with quantized weight is inefficient
in terms of the response time even though quantization
reduces DRAM memory access latency.
D. Comparison with others
Even though small batch size is preferred for inference
to reduce response time, recently developed DNNs demand
batch size to be larger than 1. For example, an input (in
the form of a sequence) of Transformers’ encoder contains
several sub-words (tokens) to detect hidden relationship
between sub-words. Because all of sub-words in the input
are multiplied by the same weights concurrently, those
sub-words are processed in a group manner. The number
TABLE IV
Runtime comparison on GPGPU
weights batch
size
runtime (µsec)
(n-by-n) BiQGEMM kGpu cublas xnor
512
1 4 22 12 18
32 11 24 20 18
128 30 39 25 19
256 58 63 26 19
1024
1 4 36 14 18
32 20 57 27 19
128 70 120 45 21
256 135 204 64 24
2048
1 5 93 31 19
32 47 153 52 23
128 175 366 109 29
256 330 661 179 40
4096
1 7 213 90 23
32 130 614 130 34
128 528 1396 339 64
256 1005 2516 594 109
of sub-words, thus, is equivalent to batch size in term of
computation. Accordingly, we conduct experiments using
various batch sizes ranging from 32 to 256 considering
the number of sub-words used for Transformers and their
variants.
Since unpacking process adds significant overhead to run
GEMM-based schemes with quantized bit-packed weights
as shown in Section IV-C, ‘sGEMM’ version (that stores
only one bit in a 32-bit containers without packing) in-
troduced in the previous subsection is selected to be com-
pared with BiQGEMM. ‘sGEMM’ version does not benefit
from quantization, and therefore, 1-bit quantized weights
and full-precision weights result in the same performance
measured when using MKL (mkl) and Eigen (eigen)
(thus, we do not specify whether weights are quantized in
Fiq. 10 for eigen and mkl). Performance of BiQGEMM
is measured when weights are quantized into 1, 2, or 3
bits. Note that runtime of both BiQGEMM and GEMM
with quantized weights linearly increases as the number
of quantization bits increases. Then, combined with an
observation that BiQGEMM 1-bit (BiQGEMM with 1-
bit quantization) shows highest performance in Fig. 10,
BiQGEMM is always faster than GEMM given the same
quantization bits. Moreover, if batch size is small enough,
then BiQGEMM performance with 2- or 3-bit quantization
outperforms GEMM with full-precision. Thus, even if the
latency is of the top priority in the inference system
design (at the expense of increased memory footprint
without quantization), BiQGEMM can be the selection
if the number of quantization bits is small enough with
allowable model accuracy degradation.
Fig. 10 shows that when input size is fixed, larger output
size enhances speedup of BiQGEMM significantly because
of higher reuse rate of lookup tables and correspondingly
increased number of arithmetic operations to be replaced
by simple table lookups. Large batch size, on the other
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Fig. 10. Speedup over eigen using 1-thread. Matrix size is given as m-by-1K. Output size m and batch size are annotated along the
horizontal axis.
hand, may have adverse effects on BiQGEMM performed
by CPUs or GPUs. Fig. 10 describes that BiQGEMM can
be slower than GEMM if batch size and the number of
quantization bits are beyond a certain threshold value.
In theory, since time complexity of BiQGEMM is given
as O(β·m·n·b
µ
) and µ is empirically optimized to be 8,
BiQGEMM with under 8-bit quantization is supposed to
be always faster than GEMM (of full-precision) regardless
of batch size. However, in reality, we need to consider
limiting factors due to available hardware resources as dis-
cussed in Section III. If batch size increases and data reuse
is improved correspondingly, then overall computational
efficiency improvement of mkl and eigen can be higher
than that of BiQGEMM. For example, when batch size
exceeds 128 in Fig. 10(a), eigen and mkl are faster than
BiQGEMM with 3-bit quantization. Specific batch size de-
termining whether BiQGEMM can be faster than GEMM
depends on the system configuration. For example, in the
case of mobile CPU with low computational power (see
Table III), BiQGEMM outperforms full-precision GEMM
even when batch size becomes larger compared to the case
of PC as described in Fig. 10(b).
Even though experimental results in Fig. 10 assumed
only one thread, multithreading linearly improves per-
formance of both BiQGEMM and GEMM that can be
parallelized by tiling techniques.
E. Experiments with GPU
On GPU, we compare BiQGEMM with
kGpu, cuBLAS, and xnor. Both cublas and kGpu
assume that only 1 bit is occupied in 32-bit containers
(with unnecessary storage of 31 bits) for each quantized
weight (i.e., bit-packing is not considered because
unpacking is as slow as sGEMM). In the case of xnor,
activations are quantized as well such that matrix
multiplications is mainly computed by XNOR and
popcount operations without unpacking procedure.
Assuming weights and activations are βw- and
βa-bit quantized, xnor shows time complexity of
O(βw · βa · (m ·
n
32 · b)), where m, n, and b are output
size, input size, and batch size, respectively. Although
activation quantization can simplify computations
further, activation quantization demands training
algorithm modifications and computational overhead
during inference as discussed in Section II at the cost of
model accuracy drop.
cublas is provided as a library form developed by a
chip vendor such that we select kGpu as a baseline that
we modify to implement BiQGEMM (for xnor, we use
a publicly available code that is also based on kGpu).
Table IV shows runtime with various matrix sizes and
batch sizes when each weight is 1-bit quantized (for xnor,
activations are also 1-bit quantized). Difference in perfor-
mance between BiQGEMM and kGpu represents the gain
by reduced bandwidth requirement and by improved com-
putational principles. As shown in Table IV, BiQGEMM
is faster than kGpu by 1.08∼30.42 times (as weight
matrix size increases and batch size decreases, BiQGEMM
becomes relatively faster). Note that if batch size is small
enough (to be memory-bound), even compared with xnor,
BiQGEMM presents the best performance.
V. Conclusion
We proposed an efficient matrix-to-matrix multiplica-
tion technique dedicated to quantized neural networks.
When weights are quantized, available output space of
computational results is quite limited such that for a large
matrix multiplication, a lot of computations become re-
dundant. BiQGEMM removes such redundancy by replac-
ing multiplications with table lookups. Moreover, because
commercial processors enable only a fixed data transfer
width, a lot of memory bandwidth can be wasted when
weights are quantized into a few bits. BiQGEMM provides
a way to access multiple quantized weights simultaneously
regardless of the number of quantization bits. Hence,
memory bandwidth utilization is enhanced by BiQGEMM
significantly while required memory bandwidth is reduced
by quantization. We demonstrated that BiQGEMM is a
lot faster than previous matrix multiplication schemes
especially when matrix size is large and batch size is small.
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